The processor cycle counter on processor %2 was synchronized against processor %1 using an adjustment of %4 cycles on attempt ...